


LS64



June 2001

Table of Contents

Introduction

1. Physical

2. Electrical

3. Pad description

4. layout

Introduction

The LS64 is a logic level generator that converts current logic from an open drain output transistor to (0V, DVDD) CMOS logic with DVDD in the range 2.5-5 V. The LS64 offers minimum input voltage signal swing minimizing coupling noise from the digital circuitry to the noise sensitive analog chip. The LS64 is a 64-bit wide logic level shifter with a load driving capability up to 40 pF.

2. Physical

?? Process:	0.8 μm N-well CMOS, double POLY, double METAL.	
?? Die size:	3735.0 μm x 5380.0 μm (including scribe) Thickness: ~ 600 μm	
?? Input pads:	64 + 2 current biases + 2 voltage biases	
	Pad size:	120 μm x 50 μm
	Pad pitch:	80 μm
?? Output, control, test and power pads:	Pad size:	90 μm x 90 μm
	Pad pitch:	140 μm

3. Electrical

(Simulated values, to be verified)

Power rails: AVDD = +2 V, AVSS = -2 V
 DVDD = 2.5 V – 5 V, DVSS = 0 V
AVSS and AVDD are power rails inherited from the preceding chip for which logic conversion is carried out.
DVSS and DVDD are power rails representing the low and high logic levels output by LS64. DVDD can be chosen in the range 2.5 V – 5 V.

Back contact: Connect to AVSS (-2V)

Current draw: (<i>Quiescent</i>)	AVDD	$81.6 \mu\text{A} \times 64 \text{ channels} = 5.222 \text{ mA} +$ current bias = $240 \mu\text{A}$
	AVSS	$40.1 \mu\text{A} \times 64 \text{ channels} = 2.566 \text{ mA} +$ current bias = $40 \mu\text{A}$
	DVDD	res. bias $250 \mu\text{A}$
	DVSS	$41.5 \mu\text{A} \times 64 \text{ channels} = 2.656 \text{ mA} +$ current bias = $200 \mu\text{A}$ res bias = $250 \mu\text{A}$

Input bias currents: Nominal values
(*Current direction: positive referred to AVDD fed into the chip*)

ibias1:	$40 \mu\text{A}$
ibias2:	$200 \mu\text{A}$

Input bias voltages: Nominal values
(*Internally generated. Optionally adjustable, externally*)

vbias1:	$0\text{V} (= 0.5 \times (\text{AVDD} + \text{AVSS}))$
vbias2:	$0.5 \times (\text{DVDD} + \text{DVSS})$

ESD Protection: Inputs: $\sim 600 \Omega$ series pad resistor for ibias1 and vbias1

Power dissipation
(*Quiescent*): $16.761 \text{ mW} - 17.386 \text{ mW}$ corresponding to a DVDD range of $2.5 \text{ V} - 5 \text{ V}$

16.961 mW for 3.3 V CMOS logic

Input signal: Open drain fed to current biased cascode input current mirror.

Input node potential: -0.87 V

4. Pad description

LS64 is a pad limited chip. The chip has 64 data inputs and a similar number for data outputs. There are 4 input bias pads, 2 for current biases and 2 for voltage biases. The chip is supplied with 4 power supplies, each with a pad. The following table summarizes the pad structure beginning clockwise from top left:

Pad name	Type	Description	Nominal value
Ibias2	ai	Input current bias	200 μ A
Vbias2	ai	Input voltage bias (internally generated)	0.5 x (DVDD + DVSS)
DVSS	p	Digital VSS	0 V
DVDD	p	Digital VDD	2.5-5 V
AVSS	p	Analogue VSS	-2 V
AVDD	p	Analogue VDD	2 V
Vbias1	ai	Input voltage bias (internally connected to DVSS)	0.5 x (AVDD + AVSS)

5. Layout




Fig. 1 Chip plot of LS64