

# Report on measurements of voltage limiter at PP3

Ljubljana ATLAS group

## INTRODUCTION

Functionality of voltage limiter at PP3 was measured. Measurements were done with barrel kapton hybrid populated with 12 ABCD3T chips. The hybrid has been irradiated. Method of measurement: voltages ( $V_{cc}$  or  $V_{dd}$ ) were monitored by an oscilloscope at the hybrid while the currents drawn by the hybrid were switched between high and low values. The measurements for analogue voltage are more or less complete. For the digital part few more things need to be checked.

## SETUP

### Connections:

- hybrid to PPB1: thin (50um Al) LM tape, 3m long
- PPB1 to PP2: 9m of very thin conventional cable
- PP2 to PP3: 25m of thin conventional cable
- PP3 to LV3: a cable with 0.2 Ohm resistance for power lines (both ways) which corresponds to the resistance of minimal length (30m) of thick conventional cables

### Capacitors:


Values of the decoupling capacitors on PPB1 were 4.7 $\mu$ F for power lines and 1 $\mu$ F for sense lines.

### Limiter:

The schematics of the limiter is shown on the figure Fig 1. below. The limiting voltage is set by resistors  $R_e$  and  $R_f$ :  $V_{lim} = 2.5V(1+R_f/R_e) + 0.65V$ .

Limiting voltage for  $V_{cc}$  was set to 4.4V using  $R_f = 33k\Omega$  and  $R_e = 68k\Omega$ .

Limiting voltage for  $V_{dd}$  was set to 5.1V using  $R_f = 43k\Omega$  and  $R_e = 56k\Omega$ .



**Fig 1. Schematics of the limiter for Vcc. The circuit for the Vdd is the same but with different values of resistors Rf and Re.**


### MEASUREMENTS:

#### 1. Analogue voltage

Current was switched between high and low values (High ~ 820mA, Low ~ 230mA) by changing the preamp current DAC settings (from all 1 to all 0 at Ishaper set to 30uA). The resistors in the limiter for analogue voltage were chosen so that it switched on if  $V_{cc} > 4.4V$  at the module.

On the figures below the time picture of the Vcc on the module when the current is switched can be seen.


13-Nov-01  
13:38:46



**Fig 2. Vcc vs. time**


The trace on Fig 2. shows the Vcc on the module. One can see that before the current switch Vcc was 3.5V (0 is at the letter A on the right side of the picture), then we see about 0.5V high, and 50 $\mu$ s long overshoot and then Vcc = 4.4V as defined by the limiter. The same event on the longer time scale is shown in the figure Fig 3 below. Here also the action of LV3, which corrects Vcc to 3.5 V after few milliseconds, can be seen:

13-Nov-01  
13:38:01



**Fig 3. Vcc vs. time**

One can compare measurement shown in figure Fig 2. with simulation done by Erik Margan (described in his document *Examination Of The Possibility Of Moving The Supply Voltage Limiter To Patch-Panel-3*). The simulated voltages and currents are shown in the figure Fig 4. One can see good agreement between measured and simulated voltage at the hybrid (Det. Module Voltage in the figure)



**Fig 4. Simulation of voltages and currents when  $I_{cc}$  is switched from 820mA to 230mA with time constant as measured. Det. Module Voltage (red line) is  $V_{cc}$  on the hybrid and should be compared with measurement.**

## 2. Digital voltage


Digital current was switched by switching the 40MHz clock on and off.

The resistors at the limiter were  $R_f = 43k\Omega$  and  $R_e = 56k\Omega$  (see figure Fig 1.) so that the limiting voltage was  $V_{lim} \sim 5.1V$ .

Running the hybrid with  $V_{dd} = 4V$  ( $I_{dd} = 520mA$ ) and switching the clock off did not increase the voltage on the module above the limiting value ( $V_{lim} = 5.1V$ ). The changes of  $V_{dd}$  with time after switching the clock off at operating point  $V_{dd} = 4V$  are shown in figures Fig 5 and Fig 6. To try to set the limiter in action operating point was set to  $V_{dd} = 4.5V$ . These measurements can be seen at Fig 7. and Fig 8. One can see that the maximum  $V_{dd}$  was 5.3V which is 0.2V over the calculated limiting voltage but with the time dependence very similar to that in the figures Fig 5. and Fig 6.


Changing the  $V_{limit}$  to 4.7V gives similar results, but the maximal  $V_{dd}$  at which the hybrid could be powered on (before the LV3 trips) was 4.4V.

13-Nov-01  
14:06:25




**Fig 5. Vdd vs time after clock off, operating point Vdd = 4V**

13-Nov-01  
14:07:33




**Fig 6. Vdd vs time after clock off, operating point Vdd = 4V, longer time scale.**

13-Nov-01  
14:46:55




**Fig 7. Vdd vs time after clock off, operating point Vdd = 4.5V**

13-Nov-01  
14:48:08



**Fig 8. Vdd vs time after clock off, operating point Vdd = 4.5V, longer time scale**

Simulation of Vdd limiter action also does not predict a very pronounced overshoot of hybrid voltage when Idd is reduced due to the loss of clock., as can be seen on Fig 9.



**Fig 9. Simulation of switching the current from 750mA to 375mA with limiter set to  $V_{lim} = 5.1V$ . Det. Module Voltage (red line) is the Vdd on the hybrid (compare with Fig 7)**

## CONCLUSIONS

- reaction times and overshoot values do not change if the limiter is moved from PP2 to PP3 position.
- 0.5V high and 50 $\mu$ s long overshoot on Vcc is acceptable.
- on Vdd 0.2V more than expected from  $V_{lim}$  has been measured.
- value of  $V_{lim}$  on Vdd lines influences the maximum Vdd at which the hybrid can be operated.
- measurements in good agreement with simulation