

Erik Margan, IJS, Ljubljana
LHC-Atlas Cable Tester
Description of Drive and Sensing Channels
and Expected Values

1) CTB1 (Cable Test Board 1) Circuit Diagram




Fig.1: DummyPP1 test board. **Changes for the cable test version:** a) the HVbias resistor is increased to 60MΩ in order to preserve the same range of the leakage current amplifiers on HVret, Drain-Wire/Shield, AGND and DGND; b) the Reset is connected to Vdd by a 1 kΩ resistor, the diode in series has been eliminated; c) the diode in the ILED/VCSEL line is replaced by the LED; d) the Drain-Wire and the Shield are connected by a 10 kΩ resistor; e) there are no capacitors.

2) Measurement Principle For the Identification Procedure




Fig.2: The identification procedure: each cable line is driven by a +2.5 V through a forward biased diode and a $100\ \Omega$ resistor and by a $-2.5\ \text{V}$ through a $1\ \text{M}\Omega$ resistor. In the high impedance mode each line is referenced to ground by a $2\ \text{M}\Omega$ resistor. The HVret line is current-sensed (zero input impedance) and the current range is set by the $1\ \text{M}\Omega$ resistor in the I-V converter amplifier. Because the ADC voltage range is $\pm 10\ \text{V}$, the maximum input current is $10\ \mu\text{A}$, with the resolution of $\approx 1\ \text{nA}$, limited by the amplifier input offset voltage ($1\ \text{mV}$). The AGND, DGND and Drain-Wire lines have the same sensitivity for negative input currents; for positive input currents the sensitivity is reduced to $1\ \text{mA/V}$ by a $1\ \text{k}\Omega$ resistor in series with a diode, which can be used to compensate for the voltage drop of the driving circuit in the forward bias mode, in which the range is $10\ \text{mA}$ and the resolution $\approx 1\ \mu\text{A}$. All other lines are voltage-sensed. The sensed voltages and currents are used to determine the resistances at the end of the cable and, in addition, any faulty impedance between any two lines. The limits of detection depend on the resistances on the CTB1 at the end of the cable. As a general rule, a parallel resistance $100\times$ greater than the loading resistance can be detected. The lines which have a diode in series with the loading resistor can be evaluated to a much greater precision in the reverse bias mode; the same is true for the lines which are not in contact. Between the AGND, DGND and Drain-Wire/Shield the sensitivity is lowest (the detection range is of the order of a few $\text{k}\Omega$), because of the low input impedance of their current amplifiers. The tri-state buffer drivers and the voltage multiplexers in their off state leak typically less than $50\ \text{pA}$, thus their influence on the measurement is minimal.

3) Self-Calibration




Fig. 3: The Test Box circuit includes the possibility of self-calibration, thus reducing the long-term variation of parameters. Four multiplexer channels are dedicated to this task. First the ADC's own ground level and voltage reference are measured in order to compensate for the offset and gain errors throughout the measurement chain (multiplexer, filter amplifier, ADC). For the cable resistance measurement, the current source calibration is performed by measuring the power ground level (at the point where all power currents return) and then the current is measured in form of a voltage drop on a precision $10\ \Omega$ resistor. The current is adjusted by the R52 trimpot in parallel with the LM385 1.23V reference so that there is a 1.000V drop on the upper $10\ \Omega$ resistor Rref, resulting in a 100mA output current from each drain of the P-channel MOSFET (whichever is switched on into the opamp OP-07 feedback loop). The resulting gain and offset are used to correct the actual measurements. The self-calibration is executed automatically before starting a measurement. If necessary, it can be repeated upon a user request.

4) Accuracy and resolution

The 16-bit ADC has a measuring analog voltage range of $\pm 10\ \text{V}$, therefore the measurement resolution is $\approx 0.3\ \text{mV}$ (or $20/2^{16}$). The voltage offset (zero level) accuracy is under $1\ \text{mV}$ and a similar input offset is present at the opamp, however both can be accounted for by the self-calibration procedure. For the current measurement the current-to-voltage conversion opamp has an additional $1\ \text{mV}$ input offset, resulting in a $1\ \text{nA}$ current offset in the reverse-bias mode and a $1\ \mu\text{A}$ in the

forward-bias mode. For the HV leakage current test the current measurement precision is also limited to the 1 nA level because of the opamp input offset voltage; however, the precision of the calculated insulation resistance is impaired by the actual HV level which varies considerably as a function of the load resistance (550 V on 1 G Ω and about 525 V on 60 M Ω), because of the "soft" regulation and a 100 k Ω series output protection resistance of the HV source.

5) Expected Results For Each Channel

Ch.01: Vdd

Forward bias mode:

Vdrive +2V5, drive address Ad=0x00 (hex), ORed with polarity bit 0x80.

Vsense address As=0x00, expected $\approx +1.5V$.

Ch.03 (VddSense, address 0x01), expected $\approx +1.5V$

Ch.05 (Reset, address 0x02), expected $\approx +1.2V$

Current sense I(DGND), Ch.27 address 0x1A; expected $\approx -3.88V$ (I=3.88mA).

No diode compensation required.

All other channels should be close to zero.

Reverse bias mode:

Vdrive -2V5, drive address Ad=0x00 (hex).

Vsense (address As=0x00), expected $\approx -1mV$. Same on VddSense.

Current sense I(DGND), Ch.32) address 0x1F; expected $\approx +2.5V$ (I=2.5 μ A).

Measurement resolution: 30k Ω equivalent resistance in parallel to Vdd-AGND and over 20M Ω between Vdd and some other lines.

Ch.02: DGND

Forward bias mode:

Vdrive +2V5, drive address Ad=0x01 (hex), ORed with polarity bit 0x80.

Vsense address As=0x04, expected $\approx 0V$ (current input has very low Zin).

Current sense I(DGND), Ch.27, address 0x1A; expected $\approx -1.9V$ (I=1.9mA).

No diode compensation required.

All other channels should be close to zero.

Reverse bias mode:

Vdrive -2V5, drive address Ad=0x01 (hex).

Vsense (address As=0x04), expected $\approx 0V$.

Current sense I(DGND), Ch.32, address 0x1F; expected $\approx +2.5V$ (I=2.5 μ A).

Measurement resolution: very poor. This is used for I-to-V calibration only.

Ch.03 VddSense

Forward bias mode:

Vdrive +2V5, address Ad=0x02 (hex), ORed with polarity bit 0x80.

Vsense address As=0x01, expected $\approx +1.66V$.

Ch.01 Vdd, address As=0x00, expected +0.94V

Current sense I(DGND), Ch.27, address 0x1A; expected $\approx -2.4V$ (I=2.4mA).

No diode compensation required.

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V_5$, drive address Ad=0x02 (hex).

Vsense (address As=0x04), expected $\approx -1.7mV$.

Curent sense I(DGND), Ch.32, address 0x1F; expected $\approx +2.5V$ (I=2.5 μ A).

Measurement resolution: 30k Ω between VddSense and Vdd; 70k Ω between VddSense and DGND or DgndSense. More than 20M Ω to some other channels..

Ch.04 Select (ClkSel)

Forward bias mode:

Vdrive $+2V_5$, address Ad=0x03 (hex), ORed with polarity bit 0x80.

Vsense address As=0x05, expected $\approx +1.85V$.

Curent sense I(DGND), Ch.27, address 0x1A; expected $\approx -0.524V$ (I=0.524mA).

Diode compensation: address 0x1F, expected $\approx -1.1V$

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V_5$, drive address Ad=0x03 (hex).

Vsense (address As=0x05), expected $\approx -2.5V$.

Curent sense I(DGND), Ch.32, address 0x1F; expected $\approx 0V$ (I=0).

Measurement resolution: 200k Ω between Select and DGND, Vdd, VddSense or DgndSense. More than 20M Ω with negative voltage.

Ch.05 Reset

Forward bias mode:

Vdrive $+2V_5$, address Ad=0x04 (hex), ORed with polarity bit 0x80.

Vsense address As=0x02, expected $\approx +2.5V$.

Curent sense I(DGND), Ch.27, address 0x1A; expected $\approx 0V$ (I=0).

No diode compensation required.

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V_5$, drive address Ad=0x04 (hex).

Vsense (address As=0x04), expected $\approx -0.5V$.

Curent sense I(DGND), Ch.32, address 0x1F; expected $\approx +2.5V$ (I=2.5 μ A);

Measurement resolution: more than 20M Ω between Reset and DGND, Vdd, VddSense or DgndSense, both with positive and negative voltage.

Ch.06 ILED/VCSEL

Forward bias mode:

Vdrive $+2V_5$, address Ad=0x05 (hex), ORed with polarity bit 0x80.

Vsense address As=0x06, expected $\approx +1.83V$.

Curent sense I(DGND), Ch.27, address 0x1A; expected $\approx -0.64V$ (I=0.64mA).

No diode compensation required.

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V_5$, drive address Ad=0x05 (hex).

Vsense (address As=0x06), expected $\approx -2.5V$.

Curent sense I(DGND), Ch.32, address 0x1F; expected $\approx 0V$ (I=0);

Measurement resolution: 70k Ω between VCSEL and DGND; more than 20M Ω with negative voltage.

Ch.07 DgndSense

Forward bias mode:

Vdrive +2V5, address Ad=0x06 (hex), ORed with polarity bit 0x80.

Vsense address As=0x03, expected $\approx +1.5V$.

Curent sense I(DGND), Ch.27, address 0x1A; expected $\approx -3.9V$ (I=3.9mA).

Diode compensation: address 0x1F, expected $\approx -4.5V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive -2V5, drive address Ad=0x06 (hex).

Vsense (address As=0x03), expected $\approx 0V$.

Curent sense I(DGND), Ch.32, address 0x1F; expected $\approx +2.5V$ (I=2.5 μ A);

Measurement resolution: 30k Ω between DgndSense and DGND, Vdd, or VddSense; more than 20M Ω with negative voltage.

Ch.08 PIN-Bias

Forward bias mode:

Vdrive +2V5, address Ad=0x07 (hex), ORed with polarity bit 0x80.

Vsense address As=0x07, expected $\approx +1.95V$.

Curent sense I(DGND), Ch.27, address 0x1A; expected $\approx -0.090V$ (I=90 μ A).

Diode compensation: address 0x1F, expected $\approx -0.59V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive -2V5, drive address Ad=0x07 (hex).

Vsense (address As=0x07), expected $\approx -2.5V$.

Curent sense I(DGND), Ch.32, address 0x1F; expected $\approx 0V$ (I=0);

Measurement resolution: 1.5M Ω between PIN-Bias and DGND, Vdd, or VddSense; more than 20M Ω with negative voltage.

Ch.09 Temp2

Forward bias mode:

Vdrive +2V5, address Ad=0x08 (hex), ORed with polarity bit 0x80.

Vsense address As=0x08, expected $\approx +1.95V$.

Curent sense I(DGND), Ch.27, address 0x1A; expected $\approx -0.120V$ (I=120 μ A).

Diode compensation: address 0x1F, expected $\approx -0.62V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive -2V5, drive address Ad=0x08 (hex).

Vsense (address As=0x08), expected $\approx -2.5V$.

Curent sense I(DGND), Ch.32, address 0x1F; expected $\approx 0V$ (I=0);

Measurement resolution: 1.5M Ω between Temp2 and DGND, Vdd, or VddSense; more than 20M Ω with negative voltage.

Ch.10 Temp1

Forward bias mode:

Vdrive +2V5, address Ad=0x09 (hex), ORed with polarity bit 0x80.

Vsense address As=0x0C, expected $\approx +1.95V$.

Curent sense I(DGND), Ch.27, address 0x1A; expected $\approx -0.175V$ (I=175 μ A).

Diode compensation: address 0x1F, expected $\approx -0.68V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V_5$, drive address Ad=0x09 (hex).

Vsense (address As=0x0C), expected $\approx -2.5V$.

Curent sense I(DGND), Ch.32, address 0x1F; expected $\approx 0V$ (I=0);

Measurement resolution: $1.5M\Omega$ between Temp1 and DGND, Vdd, or VddSense; more than $20M\Omega$ with negative voltage.

Ch.11 VccSense

Forward bias mode:

Vdrive $+2V_5$, address Ad=0x0A (hex), ORed with polarity bit 0x80.

Vsense address As=0x09, expected $\approx +1.45V$.

Vcc, Vsense Ch.15 address As=0x0B, expected $\approx +1.12V$.

Curent sense I(AGND), Ch.28, address 0x1B; expected $\approx -3.4V$ (I=3.4mA).

Diode compensation: address 0x1D, expected $\approx -4V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V_5$, drive address Ad=0x09 (hex).

Vsense (address As=0x0C), expected $\approx 0V$.

Curent sense I(AGND), Ch.30, address 0x1D; expected $\approx 0V$ (I=0);

Measurement resolution: $10k\Omega$ between VccSense and Vcc, $30k\Omega$ between VccSense and AGND, or AgndSense; same with negative voltage; more than $20M\Omega$ to some other channels.

Ch.12 AgndSense

Forward bias mode:

Vdrive $+2V_5$, address Ad=0x0B (hex), ORed with polarity bit 0x80.

Vsense address As=0x0D, expected $\approx +1.2V$.

Curent sense I(AGND), Ch.28, address 0x1B; expected $\approx -6V$ (I=6mA).

Diode compensation: address 0x1D, expected $\approx -6.68V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V_5$, drive address Ad=0x09 (hex).

Vsense (address As=0x0C), expected $\approx 0V$.

Curent sense I(AGND), Ch.30, address 0x1D; expected $\approx +2.5V$ (I=2.5 μ A);

Measurement resolution: $20k\Omega$ between VccSense and AGND, Vcc, or AgndSense; more than $20M\Omega$ to other channels.

Ch.13 Shield/Drain-Wire

Forward bias mode:

Vdrive $+2V_5$, address Ad=0x0C (hex), ORed with polarity bit 0x80.

Vsense address As=0x0A, expected $\approx 0V$.

Connector housing, Ch.23, Vsense address As=0x13, expected $0V$.

Curent sense I(Shield), Ch.31, address 0x1E; expected $\approx -1.9V$ (I=1.9mA).

Diode compensation: address 0x1C, expected $\approx -2.5V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V_5$, drive address Ad=0x0C (hex).

Vsense (address As=0x0A), expected $\approx 0V$.

Curent sense I(Shield), Ch.31, address 0x1C; expected $\approx +2.5V$ ($I=2.5\mu A$);

Measurement resolution: more than $20M\Omega$ to some other channels.

Ch.14 HVret

Forward bias mode:

Vdrive +2V5, address Ad=0x0D (hex), ORed with polarity bit 0x80.

Vsense address As=0x0E, expected $\approx 0V$.

Curent sense I(HVret), Ch.25, address 0x18; expected $\approx -1.9V$ ($I=1.9mA$).

No diode compensation required; address 0x19, expected $\approx -1.9V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive -2V5, drive address Ad=0x0D (hex).

Vsense (address As=0x0E), expected $\approx 0V$.

Curent sense I(Hvret), Ch.25, address 0x18/0x19; expected $\approx +2.5V$ ($I=2.5\mu A$);

Measurement resolution: poor. Used for I-to-V calibration only.

Ch.15 Vcc

Forward bias mode:

Vdrive +2V5, address Ad=0x0E (hex), ORed with polarity bit 0x80.

Vsense address As=0x0B, expected $\approx 1.46V$; same at VccSense Ch.11, As=0x0D.

Curent sense I(AGND), Ch.28, address 0x1B; expected $\approx -4.4V$ ($I=4.4mA$).

Diode compensation: address 0x1D, expected $\approx -5.1V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive -2V5, drive address Ad=0x0E (hex).

Vsense (address As=0x0B), expected $\approx 0V$.

Curent sense I(AGND), Ch.25, address 0x1D, expected $\approx +2.5V$ ($I=2.5\mu A$);

Measurement resolution: $30k\Omega$ between Vcc and AGND or AgndSense; $10k\Omega$ between Vcc and VccSense; more than $20M\Omega$ to some other channels.

Ch.16 AGND

Forward bias mode:

Vdrive +2V5, address Ad=0x0F (hex), ORed with polarity bit 0x80.

Vsense address As=0x0F, expected $\approx 0V$.

Curent sense I(AGND), Ch.28, address 0x1B; expected $\approx -1.9V$ ($I=1.9mA$).

Diode compensation: address 0x1D, expected $\approx -2.5V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive -2V5, drive address Ad=0x0F (hex).

Vsense (address As=0x0F), expected $\approx 0V$.

Curent sense I(AGND), Ch.25, address 0x1D, expected $\approx +2.5V$ ($I=2.5\mu A$);

Measurement resolution: poor. Used for calibration only.

Ch.17 HVbias

Forward bias mode:

Vdrive +2V5, address Ad=0x10 (hex), ORed with polarity bit 0x80.

Vsense address As=0x10, expected $\approx +2.3V$.

Curent sense I(HVret), Ch.28, address 0x18; expected $\approx -1.5V$ ($I=1.5\mu A$).
No diode compensation (address 0x19 gives the same reading as 0x18).
All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V5$, drive address Ad=0x0F (hex).

Vsense (address As=0x0F), expected $\approx -2.5V$.

Curent sense I(AGND), Ch.25, address 0x1D, expected $\approx +2.5V$ ($I=2.5\mu A$);

Measurement resolution: more than $50M\Omega$ between HVbias and HVret; more than $20M\Omega$ between HVbias and some other channels.

Ch.23 Connector housing (should be shorted to Shield)

Forward bias mode:

Vdrive $+2V5$, address Ad=0x16 (hex), ORed with polarity bit 0x80.

Vsense address As=0x13, expected $\approx 0V$.

Curent sense I(Shield), Ch.31, address 0x1E; expected $\approx -1.9V$ ($I=1.9mA$).

Diode compensation: address 0x1D, expected $\approx -2.5V$.

All other channels should be close to zero.

Reverse bias mode:

Vdrive $-2V5$, drive address Ad=0x16 (hex).

Vsense (address As=0x13), expected $\approx 0V$.

Curent sense I(Shield), Ch.29, address 0x1C, expected $\approx +2.5V$ ($I=2.5\mu A$);

Measurement resolution: poor; used for checking a short between the connector housing and shield only (minimum resistance detected $\approx 0.15\Omega = 1LSB$, however, the hardware accuracy limits this to at least 5LSBs).
