


MSB	D7	output U polarity
0	0	-2V5
1	1	+2V5

D6	D5	output select
0	0	0 - 23
1	1	24 - 31

BEN	R/W	A1	A0	Function
1	X	X	X	no change
0	0	0	0	Write to L0
0	0	0	1	Write to L1
0	0	1	0	Write to L2
0	0	1	1	Write to L3
1	0	0	0	ADC Start Convert (Dummy Read)
1	0	1	0	ADC Read Status (D7: BUSY-READY)
1	1	1	0	ADC Read LSB
1	1	1	1	ADC Read MSB + Data Latch



**Institut Jožef Stefan, Ljubljana**

projekt/naloga : **Cable+PP3+DPPB1 Test System**

sestavni del : **ID-Test-Drive**

priporočila : tolerance uporov 1 %  
tolerance kondenzatorjev 20 %

načrtoval	E. Margan
risal	E. Margan
datum	2004.10.24.
list	1/3
Datoteka	ID TT DR SCH