

Wideband Amplifiers

by

Peter Starič & Erik Margan

This is a **demo-version** of the e-book, made for advertising purpose.

The content of this book was originally the subject of a short course, held at the Faculty of Electrical Engineering and Computer Science, University of Ljubljana, Slovenia, in spring 1988. Since then, the text has been revised, with some minor errors corrected and figures redrawn, in particular Part 2, where inductive peaking networks are analyzed. Several topics have been updated to reflect the latest developments in the field, mainly in Part 5, dealing with modern high-speed circuits. Also, Part 6, where a number of computer algorithms are developed and Part 7, which contains several algorithm application examples, all written for Matlab™ (The MathWorks, Inc., [<http://www.mathworks.com/>]) have been revised to conform with the newer version (V.5) of Matlab, but still retaining downward (V.1) compatibility as much as possible.

This is the third version of the text, prepared for electronic distribution in years 1999-2001, using the Adobe Portable Document Format (PDF), readable by the freely-distributed Acrobat™ Reader program [<http://www.adobe.com/products/acrobat/>].

The text contains many [links \(blue underlined text\)](#), to enable easy access to related topics by simply pointing on the link and clicking the left "mouse" button. Returnig to previous position is possible by clicking the right "mouse" button and selecting 'Go Back' from the pop-up menu. See Acrobat Reader Help menu for details.

There are also numerous [highlights \(green underlined text\)](#) relating to the content within the same page. The [cross-file links \(red underlined text\)](#) relate to the content in other parts, contained in different PDF files (with this demo, only a few excerpts from several chapters are given). The [Internet](#) and [World-Wide-Web](#) links are in violet (dark magenta).

The text was edited using $\text{\texttt{EXP}}^{\text{TM}}$, the Scientific Word Processor (Version 5.0, made by Simon L. Smith; see the homepage at <http://www.expswp.com/>).

Most figures were created using Matlab, the Language of Technical Computing, Version 5.3 For Students, from The Mathworks, Inc., (<http://www.mathworks.com/>). Before importing them into $\text{\texttt{EXP}}$, the figures were finalized using the Adobe Illustrator, Version 8 (<http://www.adobe.com/>).

All circuit designs were checked by Micro-CAP™, the Microcomputer Circuit Analysis Program, V.5, from Spectrum Software, (<http://www.spectrum-soft.com/>).

Peter Starič & Erik Margan

Ljubljana, May 2001

✉ peter.staric@guest.arnes.si

✉ erik.margan@ijs.si

Contents : [Blue Links](#) : Detail contents of individual parts
[Red Links](#) : Short Demo-Excerpts in separate PDF files

Note : Since this is not a full version, some of the links, pointing to the chapters not included in these demo-excerpts, are not active !

[Part 1 : Laplace Transform](#)

[1.11. Complex Integration Around Many Poles, The Cauchy-Goursat Theorem](#) 1.58

[1.12. Equality of the Integrals](#) $\oint F(s) e^{st} ds$ and $\int_{c-j\infty}^{c+j\infty} F(s) e^{st} ds$ 1.60

[Part 2 : Inductive Peaking Circuits](#)

[2.1 The Principle of Inductive Peaking](#) 2.8

[2.2 Two Pole Series-Peaking Circuit](#) 2.11

[2.10 Comparison of All Circuits : MFA Frequency-Responses, MFED Step-Responses](#) 2.97

[Part 3 : Wideband Amplifier Stages with Semiconductor Devices](#)

[3.2 Transistor as an Impedance Converter](#) 3.14

[3.2.1 Common-base transistor small-signal HF model](#) 3.14

[3.2.2 The conversion of impedances](#) 3.17

[3.2.3 Examples of impedance transformations](#) 3.18

[Part 4 : Cascading of Amplifier Stages, Selection of Poles](#)

[4.1 A Cascade of Equal, DC-Coupled, RC-loaded Amplifying Stages](#) 4.9

[4.1.1 Frequency-Response and the Upper Half-Power Frequency](#) 4.9

[4.1.2 Phase-Response](#) 4.12

[4.1.3 Envelope-Delay](#) 4.12

[4.1.4 Step-Response](#) 4.13

[4.1.5 Rise-time Calculation](#) 4.15

[Part 5 : System Synthesis and Integration](#)

[5.1 Geometrical Synthesis of Inductively-Compensated Multi-Stage Amplifiers
- A Simple Example](#) 5.9

[Part 6 : Computer Algorithms For System Analysis And Synthesis](#)

[6.5. Transient Response by Fourier Transform](#) 6.32

[6.5.1. Impulse Response, Using FFT](#) 6.33

[Part 7 : Algorithm Application Examples](#)

[7.0 Introduction](#) 7.3

[7.1 Using Convolution : Response to Arbitrary Input Waveforms](#) 7.4

(currently under revision to conform with changes in Part 5)

Authors CV : [Peter Starič](#)
[Erik Margan](#)

Part 1 : Laplace Transform

List of Tables	1.3
List of Figures	1.3
1.0. Introduction	1.5
1.1. Three Different Ways to Express a Sinusoidal Function	1.7
1.2. The Fourier Series	1.10
1.3. The Fourier Integral	1.16
1.4. The Laplace Transform	1.21
1.5. Examples of Direct Laplace Transform	1.23
1.5.1. Example 1	1.23
1.5.2. Example 2	1.24
1.5.3. Example 3	1.24
1.5.4. Example 4	1.24
1.5.5. Example 5	1.25
1.5.6. Example 6	1.26
1.5.7. Example 7	1.26
1.5.8. Example 8	1.27
1.5.9. Example 9	1.28
1.5.10. Example 10	1.28
1.6. Some Important Properties of Laplace Transform	1.29
1.6.1. Linearity (1)	1.29
1.6.2. Linearity (2)	1.29
1.6.3. Real Differentiation	1.29
1.6.4. Real Integration	1.31
1.6.5. Change of Scale	1.33
1.6.6. Impulse $\delta(t)$	1.33
1.6.7. Initial and Final Value Theorems	1.35
1.6.8. Convolution	1.36
1.6.9. Application of \mathcal{L} -transform in Network Analysis	1.38
1.6.9.a) Inductance	1.38
1.6.9.b) Capacitance	1.38
1.6.9.c) Resistance	1.39
1.6.9.d) Resistor and capacitor in parallel	1.39
1.7. Complex Line Integrals	1.41
1.7.1. Example 1	1.45
1.7.2. Example 2	1.46
1.7.3. Example 3	1.46
1.7.4. Example 4	1.47
1.7.5. Example 5	1.47
1.7.6. Example 6	1.47
1.8. Contour Integrals	1.48
1.9. Cauchy's Way to Express Analytical Functions	1.50
1.9.1. Example 1	1.54
1.9.2. Example 2	1.54
1.10. Residues for Functions with Multiple Poles, Laurent Series	1.55
1.10.1. Example 1	1.57
1.10.2. Example 2	1.57
1.11. <u>Complex Integration Around Many Poles, The Cauchy-Goursat Theorem</u>	1.58
1.12. <u>Equality of the Integrals</u> $\oint F(s) e^{st} ds$ and $\int_{c-j\infty}^{c+j\infty} F(s) e^{st} ds$	1.60
1.13. Application of the Inverse Laplace Transform	1.65
1.14. Convolution	1.72
1.15. Resume of Part 1	1.75
References	1.76
Appendix 1.1 : Simple Poles, Complex Spaces	A1.1

Part 2 : Inductive Peaking Circuits

List of Figures	2.4
List of Tables	2.5
2.0 Introduction	2.6
2.1 The Principle of Inductive Peaking	2.8
2.2 Two pole series-peaking circuit	2.11
2.2.1. Butterworth Poles for Maximally-Flat Amplitude Response (MFA)	2.13
2.2.2. Bessel Poles for Maximally-Flat Envelope-Delay (MFED) Response	2.14
2.2.3. Critical Damping (CD)	2.15
2.2.4. Frequency-Response Magnitude	2.15
2.2.5. Upper Half-Power Frequency	2.15
2.2.6. Phase-Response	2.17
2.2.7. Phase- and Envelope-Delay	2.18
2.2.8. Step-Response	2.20
2.2.9. Rise-time	2.22
2.2.10. Input Impedance	2.23
2.3 Three Pole Series Peaking Circuit	2.25
2.3.1. Butterworth Poles (MFA)	2.26
2.3.2. Bessel Poles (MFED)	2.27
2.3.3. Special Case (SPEC)	2.29
2.3.4. Phase-Response	2.29
2.3.5. Envelope-delay	2.29
2.3.6. Step-Response	2.30
2.4 Two-Pole T-coil Peaking Circuit	2.34
2.4.1. Frequency-Response	2.41
2.4.2. Phase-Response	2.41
2.4.3. Envelope-Delay	2.43
2.4.4. Step-Response	2.43
2.4.5. Step-Response at the Loading Resistor	2.44
2.4.6. A T-coil Application Example	2.47
2.5 Three Pole T-coil Circuit	2.49
2.5.1. Frequency-Response	2.53
2.5.2. Phase-Response	2.53
2.5.3. Envelope-Delay	2.54
2.5.4. Step-Response	2.55
2.5.5. Low coupling cases	2.56
2.6 Four-pole T-coil Circuit (L+T)	2.60
2.6.1. Frequency-Response	2.63
2.6.2. Phase-Response	2.65
2.6.3. Envelope-Delay	2.65
2.6.4. Step-Response	2.67
2.7 Two-Pole Shunt-Peaking Circuit	2.71
2.7.1. Frequency Response	2.72
2.7.2. Phase Response And Envelope Delay	2.72
2.7.3. Step Response	2.75
2.8 Three-Pole Shunt-Peaking Circuit	2.79
2.8.1. Frequency Response	2.79
2.8.2. Phase Response	2.81
2.8.3. Envelope-Delay	2.83
2.8.4. Step-Response	2.83
2.9 Shunt-Series Peaking Circuit	2.86
2.9.1. Frequency-Response	2.92
2.9.2. Phase-Response	2.92
2.9.3. Envelope-Delay	2.92
2.9.4. Step-Response	2.94
2.10 Comparison of All Circuits : MFA Frequency-Responses, MFED Step-Responses	2.97
2.11 The Construction of T-coils	2.103
References	2.105
Appendix 2.1, Appendix 2.2 , Appendix 2.3	A.2.1, A.2.2, A.2.3

Part 3 : Wideband Amplifier Stages with Semiconductor Devices

List of Tables	3.4
List of Figures	3.5
3.0 Introduction (<i>A Farewell to Exact Calculations</i>)	3.6
3.1 Common Emitter Amplifier	3.8
3.1.1 Calculation of voltage amplification	3.12
<u>3.2 Transistor as an Impedance Converter</u>	3.14
<u>3.2.1 Common-Base Small-Signal Transistor Model</u>	3.14
<u>3.2.2 The Conversion of Impedances</u>	3.17
<u>3.2.3 Examples of Impedance Transformations</u>	3.19
3.2.4 Transformation of Combined Impedances	3.23
3.3 Common-Base Amplifier	3.29
3.3.1 Input Impedance	3.31
3.4 Cascode Amplifier	3.32
3.4.1 Basic Analysis	3.33
3.4.2 Damping of the Emitter Circuit of Q_2	3.34
3.4.3 Thermal Compensation of Transistor Q_1	3.38
3.5 Emitter Peaking in Cascode Amplifier	3.40
3.5.1 Basic Analysis	3.40
3.5.2 Input Impedance Compensation	3.43
3.6 Transistor Interstage T-coil Peaking	3.45
3.6.1 Frequency response	3.48
3.6.2 Phase-Response	3.49
3.6.3 Envelope-Delay	3.49
3.6.4 Step-Response	3.50
3.6.5. Consideration of the Transistor Input Resistance	3.52
3.6.6. Consideration of the Base-Lead Stray Inductance	3.53
3.6.7 Consideration of the Collector-to-Base Spread Capacitance	3.54
3.7 The Folded Cascode	3.56
3.8 Differential Amplifiers	3.58
3.8.1 Current Source in the Emitter Circuit	3.61
3.9 The f_T -Doubler	3.67
3.10 The JFET Source-Follower	3.73
3.11 Resume of Part 3	3.91
References	3.92
Appendix 3.1 : Thermal analysis	A3.1

Part 4 : Cascading of Amplifier Stages, Selection of Poles

List of Figures	4.3
List of Tables	4.5
4.0 Introduction	4.7
4.1 A Cascade of Equal, DC-Coupled, <i>RC</i>-loaded Amplifying Stages	4.9
4.1.1 Frequency-Response and the Upper Half-Power Frequency	4.9
4.1.2 Phase-Response	4.12
4.1.3 Envelope-Delay	4.12
4.1.4 Step-Response	4.13
4.1.5 Risetime Calculation	4.15
4.1.6 Slew Rate Limit	4.16
4.1.7 Optimum Single-Stage Gain and Optimum Number of Stages	4.17
4.2 A Multistage Amplifier with Equal, AC-Coupled Stages	4.21
4.2.1 Frequency-Response and Lower Half-Power Frequency	4.22
4.2.2 Phase-Response	4.23
4.2.3. Step-Response	4.24
4.3 A Multistage Amplifier with Butterworth Poles (MFA Response)	4.27
4.3.1. Frequency Response	4.31
4.3.2. Phase response	4.32
4.3.3. Envelope-Delay	4.33
4.3.4 Step-Response	4.33
4.3.5 Ideal MFA Filter, Paley-Wiener Criterion	4.36
4.4 Derivation of Bessel Poles for MFED Response	4.39
4.4.1 Frequency-Response	4.42
4.4.2 Upper Half-Power Frequency	4.43
4.4.3 Phase-Response	4.43
4.4.4. Envelope-delay	4.45
4.4.4 Step-Response	4.45
4.4.5. Ideal Gaussian Frequency-Response	4.49
4.4.6. Bessel Poles Normalized to Equal Cut-off Frequency	4.51
4.5. Pole Interpolation	4.55
4.5.1. Derivation of Modified Bessel poles	4.55
4.5.2. Pole-Interpolation Procedure	4.56
4.5.3. A Practical Example of Pole interpolation	4.59
4.6. Staggered vs. Repeated Bessel Pole Pairs	4.63
4.6.1. Pole Assignment For Maximum dynamic Range	4.65
4.7. Resume of Part 4	4.68
References	4.69

Part 5 : Systems with Feedback and Feedforward Error Correction

List of Figures	5.4
List of Tables	4.5
5.0 "The product is greater than theSum of its parts"	5.7
<u>5.1 Geometrical Synthesis of Inductively-Compensated Multi-Stage Amplifiers</u>	
<u>- A Simple Example</u>	5.9
5.2 High Input Impedance Selectable Attenuator with a JFET Source-Follower	5.25
5.2.1 Attenuator High-Frequency Compensation	5.26
5.2.2 Attenuator Inductance Loops	5.37
5.2.3 The "Hook Effect"	5.41
5.2.4 Improving the JFET Source-Follower DC Stability	5.42
5.2.5 Overdrive Recovery	5.46
5.2.6 Source-Follower with MOS-FETs	5.47
5.2.7 Input Protection Network	5.50
5.2.8 Driving the Low-Impedance Attenuator	5.53
5.3 High-Speed Operational Amplifiers	5.55
5.3.1 The Classical Opamp	5.55
5.3.2 Slew-Rate Limiting	5.59
5.3.3 Current-Feedback Amplifiers	5.60
5.3.4 Influence of a Finite Inverting Input Resistance	5.67
5.3.5 Noise Gain and Amplifier Stability Analysis	5.70
5.3.6 Feedback-Controlled Gain Peaking	5.76
5.3.7 Improved Voltage-Feedback Amplifiers	5.77
5.3.8 Compensating Capacitive Loads	5.81
5.3.9 Fast Overdrive recovery	5.86
5.4 Improving Amplifier Linearity	5.91
5.4.1 Feedback and Feedforward Error Correction	5.92
5.4.2 Error Reduction Analysis	5.96
5.4.3 Alternative Feedforward Configurations	5.98
5.4.4 Time-Delay Compensation	5.101
5.4.5 Circuits With Local Error Correction	5.102
5.4.6 The Tektronix M377 IC	5.115
5.4.7 The Gilbert Multiplier	5.121
5.5 Conclusion	5.127
References	5.129

Part 6 : Computer Algorithms For System Analysis And Synthesis

List of Figures	6.3
List of Computer Routines (for Matlab) :	6.3
BUTTAP - Butterworth poles	6.14
BESTAP - Bessel-Thomson poles	6.17
PATS - Polynomial value at s (used by FREQW)	6.18
FREQW - Complex frequency response at s or ω	6.18
EPHD - Eliminate phase discontinuities	6.26
PHASE - Phase (unwrapped) from poles and zeros	6.29
GDLY - Group delay from poles and zeros	6.30
TRESP - Transient from complex-frequency response, using FFT	6.44
ATDR - Transient response from poles and zeros, using residues	6.53
6.0. Aim and motivation	6.5
6.1. LTIC System Description - A Short Overview	6.6
6.2. Algorithm Syntax And Terminology	6.10
6.3. Poles And Zeros	6.11
6.3.1. Butterworth Systems	6.13
6.3.2. Bessel-Thomson Systems	6.15
6.4. Complex Frequency Response	6.18
6.4.1. Frequency-Dependent Magnitude Response	6.19
6.4.2. Frequency-Dependent Phase Shift	6.25
6.4.3. Frequency-Dependent Envelope Delay	6.27
6.5. Transient Response by Fourier Transform	6.32
6.5.1. Impulse Response, Using FFT	6.33
6.5.2. Windowing	6.37
6.5.3. Amplitude Normalization	6.38
6.5.4. Step Response	6.39
6.5.5. Time-Scale Normalization	6.40
6.5.6. Calculation Errors	6.46
6.6. Transient Response from Residues	6.51
6.7. Simple Application Example	6.54
6.8. Resume of Part 6	6.56
References	6.57

Part 7 : Algorithm Application Examples

(currently under revision to conform with changes in Part 5)

List of Figures	7.3
List of Routines :	7.3
<u>VCON - Convolution (explicit version of Matlab's CONV)</u>	7.5
<u>7.0 Introduction</u>	7.3
<u>7.1 Using Convolution : Response to Arbitrary Input Waveforms</u>	7.4
7.2 Signal Acquisition and Digital Signal Processing	7.14
7.2.1 Samplers and Converters	7.14
7.2.2 Resolution in time vs. resolution in amplitude	7.14
7.2.3 Types of Digital Filters	7.14
7.2.4 Noise in sampling systems	7.14
7.2.5 Digital Signal Processing in Hardware	7.14
7.2.6 Filter Time-Delay Compensation	7.14
7.3 Mixed-Mode Analog+Digital Systems, A 13-Pole Design Example	7.18
7.3.1 Aliasing in Sampled Systems	7.18
7.3.2 Better Anti-Aliasing with Mixed-Mode Filters	7.19
7.3.3 Analog-Part Filter Topology	7.30
7.3.4 Design Checking by Other Tools	7.41
7.4 Modeling of Circuit Components	7.45
7.4.1 Pasive Components	7.49
7.4.2 Bipolar Junction Transistors	7.58
7.4.3 Field-Effect Transistors	7.63
7.4.4 Printed Circuit Boards and SMD Techniques	7.67
7.5 Modeling of the Peaking Circuits	7.45
7.6 Modeling on Silicon IC Chips	7.71
7.7 Conclusion	7.79
References	7.81